The new heartbeat in FPGA

• 32 global registers 32bit
• can execute MIPS-I instruction set
• Simple pipeline bus interface
• written in VHDL
• customer pheriphery can communicate with load and store instructions

licence: Creative Commons CC BY-NC 3.0 with exception
– commercial applicants have to pay a licence fee –